In g l o l d rout,ing, congestion, delay cor1straint.s and control of t,hc number of vias are often competing objectives. I n order to avoid congest,ion, some wires must make clet,ours, and the signal delay will consecpent~ly suffer. Controlling t2he number of vias will reduce t,he capability of a wire to avoid congest.ion. ancl a large nuniber of vias will also affect the delay performance. Our work is an effort to niininiize t,he congestion while sat,isfyiiig biming constraint,s and limit.ing t,he number of vias for each wire in global routing. Similar to the work of [GI. ~v e oht.ain routing t,opology flexibilities 0-7695-1200-3/01$10.00 0 2001 IEEE Email: sachinQmail.ece.umn.edu under bounded delays through deferred decision making and trade them into congestion reduction under timing constraints. However, our tradeoff method is a probabilitybased gradual refinement which is different from [6]. Moreover, we integrate restrictions on wire routes with the refinement so that the number of bends on wires can be bounded. Although our objective is complex, our method is simple and the experimental results on both random and benchmark circuits confirm that it is effective in achieving all three objectives si mu1 t aneousl y.
t o probabilistic estiniutioii on conge.stion.s so that the congestion i s minimized while the ncrnzber. of bends on zuircs (ire limited. ?%e eqierirnenls on both rcrnrlont generated circiiits r i n d bencliinctrk circuits co7zfirrri the effectiveness of this rrr et.hor1.
Introdtiction
Global rontiiig is a n important stage in VLSI physical clrsign. iri which a given set of global 1iet.s is rout.ed coarsely. in an area t.liat is concept,nally divided inbo sniall regions called routing cells. For each net. a routing t.i-ee is specified only in t,ernis of t.he cells t~hrough which it imsses. For a tmiiid ary het.weeii t\vo neighboring cells, the nuniber of available rout,ing tracks arross i t . called its supply. is limited. One funclamerit a l goal of global routing is to minimize the congest.ion so (,hat the number of net.s across each houndar not. exceed it,s supply. Since mininiizing congest,ion Iiard t.o achieve ancl is essential for global rout.ing. it. has long been a focus of research in global routing ancl re- . When interconnect becomes a performance bot,t,leneck in deep submicron technology. rnerely miiiiniizing congest,ion is not enough. In lat.er \vorks [.5. 61, interconnect. delays are explicitly consiclerecl during global routing. Besides congestion and timing, t.he number of bends for each \vire needs t,o l i e lirnit,ed, since wire hend usiially implies a switching of layers, which involves a via resistaricr t,Iiat. adds to the delay and reduce reliabi1it.y. and will cons~inie niore wiring space. In [ 3 ] , a hierarchical global roiiting algorit,hni is proposed to control t,o nuniber of vias for each wire.
In g l o l d rout,ing, congestion, delay cor1straint.s and control of t,hc number of vias are often competing objectives. I n order to avoid congest,ion, some wires must make clet,ours, and the signal delay will consecpent~ly suffer. Controlling t2he number of vias will reduce t,he capability of a wire to avoid congest.ion. ancl a large nuniber of vias will also affect the delay performance. Our work is an effort to niininiize t,he congestion while sat,isfyiiig biming constraint,s and limit.ing t,he number of vias for each wire in global routing. Similar to the work of [GI. ~v e oht.ain routing t,opology flexibilities 0-7695-1200-3/01$10.00 0 2001 IEEE Email: sachinQmail.ece.umn.edu under bounded delays through deferred decision making and trade them into congestion reduction under timing constraints. However, our tradeoff method is a probabilitybased gradual refinement which is different from [6] . Moreover, we integrate restrictions on wire routes with the refinement so that the number of bends on wires can be bounded. Although our objective is complex, our method is simple and the experimental results on both random and benchmark circuits confirm that it is effective in achieving all three objectives si mu1 t aneousl y. -4s in conventional global routing. we tessellate the entire roiiting region for JV into an array of uniform rectangular cells. We represent this t.essellat,ion as a graph called the grid graph G( \,&, E G ) . where VG = {gl, g2, ...} corresponds to t.he set of grid cells, and a grid edge b,, = ( g t , g J ) E EG corresponds to the boundary between two adjacent grid cells 9,. g, E I,&. In this work, we also use g(r! c) to represent a grid cell at row r and column c. There are a limited number of routing tracks across any grid edge, 6, called t,he supply of t,he grid edge and expressed as s(b). During t.he rout,ing, the number of hacks occupied by wires across a grid edge b is designated as the d e m a n d ,
The d e m a n d density for a grid edge b is defined as D ( 6 ) = $$. We use the maximum demand density Dm,, = n i a x~~E G { D ( b ) } and total overflow .Feu = C,,,,, f,,,(b) to evaluate the congestions in the final results. In this work, we use t,he TT HC model for wires, RC switch model for drivers and Elmore delay inodel for delay calculation.
For a given set of nets J\/ and a grid graph G over the area of -k'. our object.ive is to const,ruct rout,ing trees T' for every N ' E .U, such that, the delay a t every sink meets its given timing constraint, number of bends on each backbone wire is no greater than 5 and t,he congestion is minimized in terms of D,,,, and Feu.
3
If the timining constraint is not over-tight, there are usually multiple tree topologies that can meet the timing constraint. In 56, 71, the concepts of soft edge and slideable Steiner nodetSSN) are proposed to represent certain timingconstrained routing flexibilities. In t,his work, we will employ both concepts together with the concept of Z-edge and edge elongation. When the number of bends along a route connecting two nodes is restricted to be no greater than two and its path length to be the Manhattan distance between the two nodes, this routre can only be straight, L-shaped or Z-shaped. A Z-edge is an edge that can take only such a route. Even though the routing flexibility from a Z-edge is less than that of a soft edge, this flexibility can preserve timing performance with bounded number of bends. Edge elongation implies that an edge can be stretched in its length as long as no timing violation incurred so that this edge can have more flexibilities on the routes it may take. If the edge (U,, U]) we are considering is a Z-edge, t,hrough an enumeration similar to [ 9 , we can conclude that there are 2 = lrc -rJl + Ict -c3/ possible routes for a Z-edge between two grid cell ( r t , c,) and ( r J , c,), in a grid graph. We assume a uniform probability dist,ribution for these routes. i.e., every route has the same chance to be chosen in later stages. Then, we can obtain the probability that a grid edge is crossed by a Z-edge. For each vertical grid edge to the right of grid cell g ( r z , c k ) , c t 5 c k < c j , the probability is IcJ -c k l / Z . The probability a t other grid edge can he counted similarly. Based on these probabilities, we define the probabilistic d e m a n d from a Z-edge et3 to a grid edge b to be the probability that Z-edge run across this grid edge. and is denoted as dp,,b(b, e c j ) .
Routing Flexibilities under Timing Constraints

Algorithm
Our strategy is to obtain t.he required timing performance first and then concentrate on optimizing t,he congestion and the number of bends while preserving the timing performance obtained. Therefore, we initially route each net individually through timing driven algorithms without considering congestion or the number of bends. We use soft, edges and slideable Steiner nodes in this phase so t,hat the routing result is composed of only backbone nodes and every backbone wire is a single edge. In the second phase, we will try to specify the det,ails for t.he slideable Steiner nodes and backbone wires in an effort to minimize congestion and control the number of bends on each backbone wire. In cont,rast to sequential and rip-up-and-reroute met,hods, where nets routed earlier have no or little knowledge on rout,ing requests from other nets, our method select wire routes in a gradual refinement, manner according to more and more accurate congestion feedback.
In phase I, we route each net through the MVERT [8] algorit,hm using soft. edges and slideable St,einer nodes so that the timing constraints can be satisfied and the result,-ing routing tree consists of only backbone nodes and each backbone wire is either a solid edge or a soft edge. jlfter phase I, we can obtain a roiigh estimation of COIIgestions through the concept of primi!iz?e tlerncind. The first step in phase I 1 is to fix the position of each SSN (Slicleable Steiner Node) to reduce the peak primitive demand densit When an SSN slides along a locus of points, the lengths of i incident edges are not changed. ancl nor is the delay a t any sink. From the example in Fig. 2 . we can see t,liat. sliding an SSN may cause changes on primitive demands. Through a linear search for all the grid cells that the locus of the SSN intersects, we can find a grid cell to fix h e position of the SSN such that the maximum demand density among the grid edges involved is minimized.
After fixing the SSN, we will make two sweeps of all the backbone wires in a constant order to specify their routes. Instead of specifying the complete r0ut.e immecliately in one step, we first only specify o n e grid cell that we force the backbone wire to to pass through. Note that neither of the end nodes of this backbone wire can be within this grid cell. We insert a pseudo node, which we call the post 72ode in the backbone wire wit.hin this selected grid cell. Before choosing the grid cell for the post node, we need to choose the candidat,e grid cells that will be considered. A candic1at.e grid cell is any grid cell where we can force the backbonc wire passing through without causing timing violation, i.e.. a hackbone wire might be elongated to pass through it under timing constraint. Similarly, a formerly solid edge can also be elongated to reduce congestion.
After the post node is inserted, the former backbone wire is split into two suheclges. We specify that each sub-edge can be only a Z-edge so that we can bound the number of I~entls for each backbone wire. Different choices on the location of the post node and the routes of its two Z-edges usually provide us with plenty of rout,ing flexibilities under restric-tions on timing and number of bends on wires. Moreover, by using Z-edges we can obtain a better estimation of the congestion through the probabilistic demand. We choose the post node so as to minimize the congestion cost for the two sub-edges. The congestion cost of a subedge e3 is defined where B ( e 2 ) represents the bounding box of e 3 . Recall that 'D(b) = % is the demand density a t boundary b and dprOb(b, e 3 ) is the probability that the Z-edge e3 runs across boundary b. After finding the post node, we generate the probabilistic demands from the two new Z-edges. The process of setting the post node is performed for each backbone wire in every routing tree, which is the first sweep. During this sweep, the backbone wires that have been processed are in Z-edges while those have not been processed are still soft edges. Thus, the demand density D(b) includes primitive demands from other soft edges and probabilistic demands from other Z-edges.
After post nodes have been selected for all of the backbone wires, all of the demands become probabilistic demands. Based on this improved congestion estimation, we start the second sweep for all backbone wires to specify their routes in the same order as in previous sweep. For each backbone wire, we recompute its post node before fixing the routes of its two Z-edges. A backbone wire appears early in the order list may have a poor post node location in the previous sweep, since this location is chosen according to mostly primitive demands. In this second sweep, this backbone wire has a chance to adjust its post node location from a more accurate congestion information. The procedure of recomputing the post node is the same as in previous sweep. We choose the route for a Zedge e3 to minimize congestion in term of a cost defined as: mum cost route can be found through simple enumeration in a manner similar to calculating the probabilistic demand. After fixing the routes for each backbone wire, its probabilistic demand is replaced by determined demand.
6 E x p e r i m e n t a l r e s u l t s as: cost (e2 The circuits that we tested includes benchmark suite ami33, ami49 and Xerox and two sets of randomly generated nets, whose statistics are shown in Table 1. For comparisons, we also implemented three variations of rip-up-and-reroute (RR) global routing algorithm. In the base version of RR, we initially route each net separately in MVERT but using only solid edges. Then, we rip up every backbone wire in the region with wire overflow, and reroute them through maze routing to minimize congestion cost which is same as for Z-edges except that the demand is determined. Three variations are: RR+B (RR with bends control), RR+T (timing-constrained RR) and RR+B+T (timingconstrained RR with bends control). In order to control the number of bends in RR, we replace the cost in maze routing with a weighted sum of congestion and number of bends. We run the RR+B with several different values of weight and choose the result that provides the least congestion, while assuring that the number of bends for each backbone wire is no greater than five, which is same as our method. In RR+T and RR+B+T, the timing constraints are imposed on the wirelength for each backbone wire in rerouting.
The experimental results are shown in Table 2 . There is no timing violations from RR+T, RR+B+T and our method. The maximal number of bends on a backbone wire is five in RR+B, RR+B+T and our method. The rightmost column lists the CPU time in seconds. Since a circuit may include many multi-pin nets, it would be more interesting to evaluate the CPU time for each 2-pin net as a normalized comparison. Column 3 lists the number of backbone wires in each circuits. It is easy to regard these backbone edges as a decomposition into 2-pin nets. Therefore, we can get that the average CPU time for a 3-pin net is 0.2 seconds.
Conclusion
We propose a new approach to improve the quality of global routing. In addition to exploiting timing constrained routing flexibilities, we apply a simple gradual refinement method based on probabilistic congestion estimation, which leads to simultaneous optimization on congestion, timing and nurnber of bends.
